Abstract-The quality of formal specifications and the circuits they are written for can be evaluated through checks such as vacuity and coverage. Both checks involve mutations to the specification or the circuit implementation. In this context, we study and prove properties of mutations to finite-state systems. Since faults can be viewed as mutations, our theory of mutations can also be used in a formal approach to fault injection. We demonstrate theoretically and with experimental results how relations and orders amongst mutations can be used to improve specifications and reason about coverage of fault tolerant circuits.
I. INTRODUCTION
Model checking [9] has proved successful in verifying the correctness of finite-state systems with respect to their specifications. In recent years, however, there has been growing awareness of the importance of challenging positive answers of model-checking tools. The main reasons include the possibility of errors or imprecision in the modeling of the system or the specification. In order to detect such errors, one needs to pose and answer questions about the quality of the modeling and the exhaustiveness of the specification.
Vacuity and coverage are two checks proposed to answer these questions. In vacuity, the goal is to detect cases where the system satisfies the specification in some unintended trivial way. For example, the temporal logic specification ϕ = G(req → Fgrant) ("every request is eventually followed by a grant") is satisfied in a system in which requests are never sent, but that clearly points to an error in the model or the specification. In coverage, the goal is to increase the exhaustiveness of the specification by detecting components of system behavior that do not play a role in the verification process (i.e., are "not covered by the specification"). For example, a system in which a request is followed by two grants satisfies the specification ϕ above, but only one of the grants plays a role in the satisfaction.
Vacuity and coverage have a lot in common; in particular, both checks involve iterating the verification procedure on a mutated input. In vacuity, mutations are introduced in the specification, whereas in coverage, the system is mutated. If verification succeeds even with a mutated implementation (specification), it indicates to the user that some component of the specification (implementation) is redundant. The user can then inspect the implementation and specification, possibly with a trace illustrating the redundancy, and decide how to tighten that component of the design. However, there is currently little guidance to users, in the form of automated tool support, on how the specification can be tightened to improve coverage or eliminate vacuity.
A particular challenge is posed in the verification of faulttolerant designs. The reason is that faults can be viewed as mutations to the design. Thus, an ability to mutate the implementation and still satisfy the specification is somehow inherent in a fault-tolerant design, and need not indicate low coverage [19] . How then can we check coverage of faulttolerant designs?
In this paper, we present a new theory of mutations, with applications to certifying the correctness of fault-tolerant circuits, checking coverage and vacuity of specifications, and potentially also to the synthesis of environment assumptions. We build upon our previous work [15] , which formally proved that vacuity and coverage are dual notions using a basic set of mutations. Roughly speaking, a mutation μ is the dual of a mutation ν if proving lack of coverage using μ implies showing vacuity using ν, or vice-versa. Duality gives us a systematic approach to modifying the specification when low coverage is detected.
This paper makes the following novel contributions:
• New useful mutations: We extend the set of mutations defined in [15] and show how this extended set allows for better improvement of specifications for our target applications.
• Properties of mutations: We define properties of mutations such as monotonicity and invertability and explore relationships amongst them. A mutation μ is monotonic if its application on both the implementation and the specification preserves satisfaction. Mutations are inverse of each other if composing them results in the identity mutation. We prove, for example, that monotonic mutations that are inverse of each other are dual. These properties and results enable us to find more dual mutations, and to obtain simple proofs for duality of mutations.
• Aggressiveness order between mutations: We introduce the notion of an aggressiveness order between mutations. Intuitively, mutation μ is more aggressive than mutation ν, if applying μ to the implementation or specification makes satisfaction harder than applying ν. Aggressiveness orders amongst several mutations are presented. We demonstrate how the aggressiveness order can be used to improve the coverage of specifications.
• Coverage for fault tolerant circuits: It has been observed that some circuits are inherently fault-tolerant, in the sense that the specification is satisfied even when a fault is injected in some circuit component [19] . The impact of a fault is often only a small performance penalty which does not make the circuit incorrect. Using the notion of an aggressiveness order in this setting enables us to define coverage for fault-tolerant circuits. In essence, there is low coverage if we can apply to the implementation a mutation that is more aggressive than the one it is designated to tolerate, and still satisfy the specification. The least aggressive mutation that causes the implementation to fail the specification can then be returned to the designer as a formal indicator of low coverage of the specification. We demonstrate our approach to checking coverage and improving specifications on RTL implementations of circuits, including VIS benchmarks [20] , and the Verilog design of a chip multiprocessor router [18] . Related Work. There is much previous work on vacuity and coverage, which we do not have space to survey here; we instead point the reader to some relevant papers ( [1] , [2] , [4] , [5] , [7] , [8] , [14] , [16] ).
Our work is the first to formalize the connection between vacuity, coverage, and fault tolerance. It does so with a new theory of mutations, many of which are inspired by physical faults. Some past work on coverage can be expressed concisely in terms of the theory we develop here. For example, Große et al. [12] describe a method for estimating coverage for bounded model checking which can be viewed as applying the flip mutation (defined in Section III-B) at a specific cycle, and then asking the model checker for a witness. Similarly, Fummi et al. [11] use the single stuck-at fault (mutation) to estimate coverage of specifications, which is an instance of coverage checking using the stuck-at mutations we define here. The ordering amongst mutations that we derive can potentially be used to formally compare these different proposals for coverage checking. Our theory of mutations can also be used with implementation-independent techniques for estimating coverage (e.g., [10] , which uses single stuck-at faults). Outline of Paper. We begin, in Section II, with an overview of our approach, applied to a simple fault-tolerant design. Section III gives the formal model and definitions for developing our theory of mutations. In Section IV, we describe some key properties of mutations. We introduce the notion of an aggressiveness order in Section V. Section VI discusses some applications of our theory and presents experimental results.
II. OVERVIEW
We give an overview of how our mutation-based approach can be used to certify fault tolerance of the arbiter module of a chip multiprocessor (CMP) router design [18] .
In the general case, the CMP router has N input channels and N output channels, where N is a parameter. We focus our discussion on the arbiter module of the router (see Figure 1 ), which implements a round-robin arbitration for each output channel. The vector r represents an input N -bit request vector from the input channels (r i is high whenever channel i issues a request), and the vector g represents the corresponding output N -bit grant vector (g i is high whenever channel i is granted access). The signals p ij , for 0 ≤ i < j ≤ N − 1, maintain the priorities of the channels, with p ij being high indicating that channel i has higher priority over input channel j The policy of the arbiter is to grant access to a channel i that requests an access only if every other channel that issues a request has lower priority than i. For example, in Figure 1 , both r 0 and r 1 are high, but since p 01 is high and no other requests are high, g 0 is high. The arbiter then inverts all p 0j 's in the next cycle. Let us consider the case N = 2, and the specification S asserting that whenever Channel 0 issues a request, then access should be granted within 12 cycles. Thus, in temporal logic, S is given by
The implementation I of the CMP router was model checked against S and it was found that I satisfies S. We then analyzed the design for resilience to single event upsets (also called soft errors). A single event upset (formally defined in Section III-B) is a fault where, in any run of the system, a single state-holding Boolean element can take the opposite value of what it is supposed to take, at a single but arbitrary cycle of operation. In particular, we checked whether I satisfies S even when a soft error is injected into the arbiter priority bit p 01 of I. (This experiment was performed using the methodology of verification-guided error resilience [19] . ) We found that the arbiter bit p 01 is resilient to a single soft error with respect to S. Does this mean that S is not a good specification?
To analyze this, we applied a more aggressive mutation, introducing up to two soft errors in bit p 01 . It turned out that S is still satisfied! The designer must decide if this additional level of fault tolerance is really necessary. Let us assume that it is not -that the circuit need not be resilient to two soft errors in p 01 . The question is: how can we improve S?
The soft error mutation does not yet have an associated dual mutation, so in order to improve S, we analyzed the impact of other mutations on I for which duality results are available. One such mutation, indicated by the form of the LTL property, is to delay the output g 0 of the arbiter module by k cycles, for increasing values of k.
It turned out that the specification S is satisfied even after applying these delay mutations to I for k = 1, 2, 3, 4, but not k = 5. The dual mutation for the delay of 4 cycles is to make the output g 0 in the specification change prematurely by 4 cycles. Applying this prematureness mutation to S gives us the new mutant specification S = G (r 0 → X ≤8 g 0 ), We then checked I mutated with one and two soft errors against S : the former satisfied S but the latter did not. Thus, the new specification S is a good specification for analyzing fault tolerance: it certifies the resilience of p 01 against a single soft error, but catches the occurrence of more than one soft error.
III. FORMAL MODEL AND DEFINITIONS
We present a unified formal notation to model implementations and specifications as circuits (Section III-A). We then present several mutations including those proposed earlier as well as newer mutations (Section III-B).
A. Circuits
A sequential circuit (circuit, for short) 1 is a tuple C = I, O, C, θ, δ, ρ , where I is a set of input signals, O is a set of output signals, and C is a set of control signals that induce the state space 2 C . Accordingly, the three other components of the tuple are defined as:
C \∅ is a nondeterministic initialization function that maps every input assignment (that is, assignment to the input signals) to a nonempty set of initial states 
It is required that
and x is termed an observable control signal. Note that the interaction between the circuit and its environment is initiated by the environment. Once the environment generates an input assignment i ∈ 2 I , the circuit starts reacting with it from one of the states in θ(i). Note also that θ(i) and δ(s, i) are not empty for all i ∈ 2 I and s ∈ 2 C . Thus, C is receptive, in the sense it never gets stuck.
We will interpret a state s (or an input i or output o) as a set comprising exactly those signals that evaluate to 1 in that state. Thus, s ∪ {x} denotes the state in which signal x is 1 and which agrees with s on all other signal values. Similarly, s \ {x} denotes the state with signal x = 0 and agreeing with s on all other signal values.
Given an input sequence
ω in C that can be traversed while reading ξ, and w describes the input and output along this traversal. Formally, s 0 ∈ θ(i 0 ) and for all j ≥ 0,
, is the union of all its computations.
Consider an implementation I = I, O, C, θ, δ, ρ and a specification S = I , O , C , θ , δ , ρ . We assume that I ⊆ I, O ⊆ O, and C ⊆ C. In applications such as hierarchical refinement, the implementation may still not be precise, so we allow nondeterminism in both I and S. Satisfaction of S in I can be formalized in both the linear and the branching frameworks for specification. In the linear framework, we say that I is contained in S,
In the branching framework, we define satisfaction by means of simulation. A binary relation H ⊆ 2 C × 2 C is a simulation from I to S if for all s, s ∈ H, the following conditions hold: (1) ρ(s) ∩ O = ρ (s ), and (2) For each i ∈ 2 I , and t ∈ δ(s, i) there is t ∈ δ (s , i ∩ I )) such that H(t, t ). We say that H is initial with respect to I and S if for every 1 Note that, although we focus mainly on applications to hardware verification in this paper, the formalism is a finite-state transducer, and the results also apply to finite-state models of software. input assignment i ∈ 2 I and state s ∈ θ(i), there is a state s ∈ θ (i ∩ I ) such that H(s, s ). We say that S simulates I, denoted I ≤ S, if there is an initial simulation from I to S. Intuitively, it means that S has more observable behaviors than I. Formally, every universal property over the observable signals I ∪ O that is satisfied in S is also satisfied in I [3] , [13] . The branching approach is stronger, in the sense that I ≤ S implies that I ⊆ S, but not vice versa. For a recent survey comparing the linear and branching approaches see [17] . We say that I satisfies S, denoted I |= S if I ⊆ S (in the linear approach) or I ≤ S (in the branching approach).
B. Mutations on Circuits
In previous work [15] , various circuit mutations have been defined. The mutations are partitioned into three classes: those that remove behaviors, modify behaviors, and add behaviors. It is possible to control the temporal pattern of mutations, specifying the cycles at which mutations occur. It is also possible to apply mutations on top of each other (like function composition). 2 Below, we briefly describe the previously proposed mutations along with some new mutations we have devised.
Mutations that remove behaviors. Consider a specification S and an implementation I such that I |= S. If there is a mutant S of S such that S has fewer behaviors than S and still I |= S , we say that I vacuously satisfies S. Vacuous satisfaction suggests that behaviors expected by the specifier have not been exhibited in the implementation. We list some typical mutations below.
• Arbitrary removal of behaviors. This mutation restricts the functions θ and δ according to a given set of transitions to be removed. Mutations in this class are useful for modeling temporal-logic vacuity, for finding maximal vacuity, vacuity along computations, and arbitrary delays that can be avoided.
• Removing behaviors that depend on a signal. This mutation is parameterized by a signal x ∈ I ∪ C \ O and is obtained from the original circuit by removing transitions that depend on x. Thus, a transition stays only if it exists with both t \ {x} and t ∪ {x}, for either input assignments t ∈ 2 I or states t ∈ 2 C . We term the mutation DEP x.
• Restricting a signal to a value. A mutation in this class is parameterized by a signal x ∈ C ∪ O and it restricts the value of x to 0 (or 1) by disabling transitions to states in which the value of x is 1 (resp. 0). We term the mutations REST x TO 0 and REST x TO 1. Mutations that modify behaviors. Consider a specification S and an implementation I such that I |= S. If there is a mutant S of S such that S has different behaviors than S and still I |= S , or there is a mutant I of I such that I has different behaviors than I and still I |= S, we say that I diversely satisfies S. Diverse satisfaction suggests that some components in the implementation or the specification do not play a role in the satisfaction.
• Forcing a signal to be flipped. This mutation is parameterized by a signal x, and it consistently flips the value of x; i.e., x always takes the opposite value of what it is supposed to take. We term the mutation FLIP x.
• Forcing a signal to get stuck. A mutation in this class is parameterized by a signal x ∈ I ∪ O ∪ C and it forces x to get stuck at 0 (or 1) by acting as if x = 0 (resp. x = 1) regardless of its actual value. For example, if x ∈ C, then the valuation of the initialization, transition, and output functions may change, as θ, δ and ρ are now applied to the evaluation containing the possibly-modified value of x. We term the mutations STICK x AT 0 and STICK x AT 1.
• Forcing a delayed or a premature output. A mutation in this class causes the output of the circuit to be delayed or prematured (by a fixed number of cycles, specified by the user). We term the mutations DELAY k and PREMATURE k, where k is the number of cycles.
• Inserting perturbation. A mutation in this class inserts small local perturbation to the circuit. The mutations include permuting the output sequence, stuttering the output, or applying other noise on it [15] . Mutations that add behaviors. Consider a specification S and an implementation I such that I |= S. If there is a mutant I of S such that I has more behaviors than S and still I |= S, we say that I loosely satisfies S. Loose satisfaction suggests that some components of the implementation are not covered by the specification.
• Adding an arbitrary set of behaviors. A mutation in this class extends the functions θ and δ according to a given set of transitions to be added. Mutations in this class are useful for detecting computations and delays that are not covered by the specifications.
• Freeing a signal. A mutation in this class is parameterized by a signal x and it adds to the original circuit behaviors that agree with existing behaviors of it on everything but x. We term this mutation FREE x. Additional mutations. The formalism used in [15] is slightly different, and the output function of a circuit there is ρ : 2 C → 2 O . We have changed the formalism in order to extend the set of mutations. In our formalism, ρ : O → B(C) associates with each output signal a formula over the control signals. This enables us to define a conditional stuck-at mutation, which, as we later show in Example 4.3, has a natural dual mutation. We also define mutations for soft errors, those that remove or add transitions according to guards in B(C), and variants to the DELAY k and PREMATURE k mutations.
• Single event upset (SEU). (modifies behaviors) Recall from the start of this section that we can qualify a mutation with a pattern that specifies the cycle(s) at which that mutation occurs. This pattern can reflect non-deterministic behavior. 
For a circuit C and a mutation μ, let C μ denote the mutant circuit obtained from C by applying μ.
We study and classify mutations to circuits with respect to the following properties. By definition, if μ is the inverse of ν, then μ both increases and decreases ν. Thus, the third claim follows from the first two claims. The conditions in the above theorem are sufficient for duality, but they are not necessary. To see this, let μ ∈ M imp be the mutation that adds behaviors that dualize the value of a signal x. Also, let ν ∈ M spec be the mutation DEP x that removes behaviors that depend on signal x. In [15] , the authors show that ν is specification dual to μ. On the other hand, while μ is monotone, it does not increase ν. Indeed (C ν ) μ = C ν , since if we remove all behaviors dependent on x, there is nothing to add back.
We now illustrate the use of the above theorem in proving duality results about mutations introduced in Section III-B.
For lack of space, we omit the full proofs of both propositions. The proofs are based on showing that the studied mutation μ is monotone and dual to itself (Proposition 4.2) or that the studied mutations μ and ν are monotone and increase or decrease each other (Proposition 4.3).
Proposition 4.2: [Flipping the value of a signal is selfdual]
Let μ be FLIP x, for x ∈ I. The mutation μ is dual to itself.
Proof sketch: Let μ be FLIP x, for x ∈ I. The mutation μ is clearly the inverse of itself. Also, it is easy to see that μ is monotone, because applying a flip to both the implementation and specification changes their runs in exactly the same way, so that trace containment or simulation is maintained.
Thus μ is dual to itself. In earlier work [15] , it was shown that FLIP x is also selfdual for x ∈ O and x ∈ C under certain reasonable conditions. The above proposition is just an illustration of the use of the newly defined properties of mutations.
Recall that it is possible to control the temporal pattern in which mutations are applied. For example, we can flip the value of x at exactly all even positions or at specific cycles. When the pattern is deterministic (as in "flip in all even positions" but not as in "flip exactly once at nondeterministically chosen cycle"), then monotonicity and invertability are maintained, and so is the duality.
Proposition 4.3: [Conditional stuck-at is dual] Consider a signal x ∈ O and a formula β ∈ B(C).
Let μ be β STICK x AT 1 and ν be β STICK x AT 0. If ρ x → ¬β and β is over observable control signals, then ν is specification dual to μ. Similarly, if β → ρ x and β is over observable control signals, then μ is implementation dual to ν. Proof sketch: It is easy to see that ν is the inverse of μ when ρ x → ¬β and μ is the inverse of ν when β → ρ x : this is obtained by syntactically evaluating ((ρ x ) μ ) ν and ((ρ x ) ν ) μ and verifying that they simplify to ρ x .
The monotonicity follows from the crucial observation that the implementation and specification agree on the values of the observable control signals, and hence on the values of β at each step. Hence, they will continue to agree on the values of observable signals even after mutation by ν (for specification duality) or μ (for implementation duality). Note that, in the first case, if a designer has in mind a condition γ that is not disjoint from ρ x , he can take β = γ∧¬ρ x as the condition that would satisfy ρ x → ¬β. Likewise, in the second case, if a designer has in mind a condition γ that does not imply ρ x , he can take β = γ ∧ ρ x as the condition that satisfies β → ρ x .
Example 1: Consider the implementation I and specification S in Figure 2 . In both, I = ∅, C = {y, z}, and O = {x, y}. In the figure, the upper line describe the values of y and z, and the bottom line describes the value of x. In the specification, the labeling function ρ S x of x is y ∨ z, whereas in the implementation, ρ I x is y ∧ z. It is easy to see that I satisfies S.
Assume we apply to I a mutation μ that sticks x to 1 whenever y = 0. Thus, β = ¬y and in the mutated implementation I μ , we have that (ρ Remark 1: Let μ and ν be dual mutations. Suppose that I μ |= S. Then, we know that I |= S ν . What do we know about the satisfaction of S ν in I μ ? It turns out that for some dual mutations, I μ |= S ν is equivalent to I |= S (for example, when μ = ν =FLIP x), for some it "doubles the effect" of the mutation (for example, when μ is DELAY k and ν is PREMATURE k), and for some it is equivalent to checking I μ |= S or I |= S ν (for example, when μ is FREE x and ν is DEP x), and for some, it cannot be that I μ |= S ν (for example, in conditional stuck at). Thus, it is impossible to come up with a general recommendation about such a check.
V. AGGRESSIVENESS ORDER BETWEEN MUTATIONS
We now present a set of aggressiveness orders between many of the mutations we have presented in this paper. These orders help to organize the space of mutations, and are especially useful in reasoning about fault-tolerant circuits, as we will demonstrate in Section VI.
The aggressiveness order between a pair of mutations is a partial order parameterized by a polarity. The polarity indicates whether the mutations are applied to the implementation (in which case, the mutations are in M imp , and the more behaviors the mutation adds, the more aggressive it is) or to the specification (in which case, the mutations are in M spec and the more behaviors the mutation removes, the more aggressive it is). We first define the aggressiveness order and study its properties, and then describe some natural orders.
Definition 1: [Aggressiveness order for implementations] Let μ and ν be mutations in M imp . We say that μ is more implementation-aggressive than ν, denoted μ ≥ imp ν, if for every implementation I and specification S, we have that I μ |= S implies I ν |= S.
Definition 2: [Aggressiveness order for specifications] Let μ and ν be mutations in M spec . We say that ν is more specification-aggressive than μ, denoted ν ≥ spec μ, if for every implementation I and specification S, we have that I |= S ν implies I |= S μ .
Intuitively, μ ≥ imp ν means that the mutation μ makes it harder for the implementation to satisfy the specification. Dually, ν ≥ spec μ means that the mutation ν makes it harder for the specification to be satisfied by the implementation. Formally, we have the following.
Theorem 5.1: Consider mutations μ and ν. The following are equivalent: (1) For every circuit C, we have
Proof: We first prove that (1) implies (2) and (3). Consider an implementation I and specification S. Assume that I μ |= S. By the assumption (1), we have that I ν |= I μ . Now, transitivity of |= implies that I ν |= S, thus μ ≥ imp ν. Assume now that I |= S ν . By (1), we have S ν |= S μ . The transitivity of |= implies that I |= S μ , thus ν ≥ spec μ.
We now prove that (2) implies (1). For a circuit C, we refer to C as an implementation and to C μ as its specification. By the assumption (2), if C μ |= C μ , then C ν |= C μ . Hence, by the reflexivity of |=, we have C ν |= C μ .
It is left to prove that (3) implies (1). For a circuit C, we refer to C ν as an implementation and to C as its specification. By the assumption (3), if C ν |= C ν , then C ν |= C μ . Hence, by the reflexivity of |=, we have C ν |= C μ .
Aggressiveness orders arise in a few different ways. We explore each of these ways in a separate subsection below.
A. Syntactic Aggressiveness
Syntactic aggressiveness involves mutations that change the syntactic structure of a circuit, such as deleting transitions, or changing conditionals.
We say that a mutation μ is clean if it only adds and/or removes transitions of the circuit. That is, for every circuit C, there is a pair a δ , r δ of functions a δ , r δ :
such that the circuit obtained form C by applying μ is C = I, O, C, θ, δ , ρ , where for all i ∈ 2 I and s ∈ 2 C , we have that δ (s, i) = δ(s, i) ∪ a δ (s, i) \ r δ (s, i). Thus, C is obtained from C by increasing the nondeterminism in δ according to a δ and them decreasing it according to r δ . Note that the application of μ may result in a circuit that is not receptive. the polarity of the aggressiveness, and we have the following. Consider two clean mutations μ = a δ , r δ and ν = a δ , r δ . If a δ ⊆ a δ and r δ ⊆ r δ , then we say that μ is syntactically more implementation-aggressive than ν. Dually, if a δ ⊆ a δ and r δ ⊆ r δ , then we say that ν is syntactically more specificationaggressive than μ.
Proposition 5.2: [Syntactic aggressiveness implies aggressiveness]
If μ is syntactically more implementationaggressive than ν, or ν is syntactically more specificationaggressive than μ, then μ ≥ imp ν and ν ≥ spec μ.
Proof: Assume that μ is syntactically more implementation-aggressive than ν, or that ν is syntactically more specification-aggressive than μ. Thus, a δ ⊆ a δ and r δ ⊆ r δ , or a δ ⊆ a δ and r δ ⊆ r δ . It is easy to see that in both cases, for every circuit C, we have C ν |= C μ . Indeed, in the branching approach, we can restrict the identity relation to an initial simulation, and in the linear approach all the computations of C ν have matching computations of C μ . Hence, by Theorem 5.1, μ ≥ imp ν and ν ≥ spec μ.
Since adding and removing transitions is a clean mutation, and the more we add/remove the more syntactically aggressive we are, Proposition 5.2 implies the following.
B. Orders for Mutations on Signals
We exhibit aggressiveness orders for different kinds of mutations involving signals of the circuit.
The first set of orders are given in the following proposition.
Proposition 5.4:
Proof sketch: Recall that in REST x TO 0, we disable transitions to states in which the value of x is not 0, whereas in STICK x AT 0, we leave such states reachable but behave as if the value of x in them is 0. Also, in DEP x, we disable all transitions that depend on the value of x. Hence, it is not hard to prove that for every circuit C, we have C DEP x |= C REST x TO 0 |= C STICK x AT 0 in both the linear and branching approaches (and similarly with REST x TO 1 and STICK x AT 1). Hence, by Theorem 5.1, the aggressiveness orders follow.
It is also clear that, for all k ≥ 1, C DELAY LEQ k+1 exhibits a superset of behaviors of C DELAY LEQ k . Therefore,
Remark 2: Note that it is not the case that DELAY k + 1 ≥ imp DELAY k. Indeed, when the mutation specifies an exact bound, a larger delay may lead to satisfaction of properties that are not satisfied in a smaller delay. A related phenomenon in temporal-logic vacuity is the fact that there is no order between vacuity detection that is done by mutating a single occurrence of a sub-formula and multiple occurrences of it.
The implementation-aggressiveness order is dual to the specification-aggressiveness order:
Proof: Assume that μ ≥ imp ν. Consider an implementation I and specification S. Assume that I |= Sμ. By the duality of μ andμ, we have that I μ |= S. Since μ ≥ imp ν, it follows that I ν |= S. The duality of ν andν implies that I |= Sν, and we are done. The other direction is dual.
It is shown in [15] that FREE x and DEP x are dual, and FLIP x is self-dual. Hence, by Proposition 5.4 and Theorem 5.5, FREE x ≥ imp FLIP x. Likewise, since DELAY LEQ k and PREMATURE LEQ k are dual, Theorem 5.5 implies that PREMATURE LEQ k + 1 ≥ spec PREMATURE LEQ k.
Note that FREE x ≥ imp STICK x AT 1 and FREE x ≥ imp STICK x AT 0, because the FREE x mutation adds behaviors that stick x to 1 as well as those that stick x to 0.
Further, note that the FREE x mutation is equivalent to the mutation that non-deterministically, at each step, either flips x or doesn't. In other words, FREE x is identical to allowing an infinite number of SEUs to occur in x. This yields that FREE x ≥ imp k-SEU x for all k ≥ 1.
C. Duality and Aggressiveness
For mutations that do not have duals that are independent of the circuit I, it is useful to define an implementation-specific duality. This notion has an associated circuit-dependent aggressiveness order.
Definition 3: [Dual aggressiveness] Consider a mutation μ ∈ M imp . For a circuit I and a mutation ν I ∈ M spec , we say that ν I dualizes μ for I if, for all specifications S, we have that I μ |= S implies that I |= S νI . Then, we say that a mutation ν ∈ M spec is more dual-implementation-aggressive than μ if for all implementations I and mutations ν I that dualize μ for I, we have ν ≥ spec ν I .
Example 2: Consider the mutation μ = (β, γ) ADD. Assume that β and γ are over observable control signals. For a given implementation I, let ν I be the mutation that removes exactly all the transitions added by (β, γ) ADD. Note that since I may contain transitions from states that satisfy β to states that satisfy γ, the mutation ν I does not coincide with the mutation (β, γ) REMOVE. Indeed, the latter removes all transitions between states that satisfy β to states that satisfy γ, and not only these added by μ. It is easy to see, however, that (β, γ) REMOVE is syntactically more specification aggressive than ν I , and hence, by Proposition 5.2, (β, γ) REMOVE is more specification aggressive than ν I .
Since β and γ are over observable control signal, the mutation ν I is monotonic. Also, since (I μ ) νI = I, it follows that for every specification S, if I μ |= S then I |= S νI . Thus, ν I dualizes μ for I. Hence, as (β, γ) REMOVE is more specification aggressive than ν I for all implementations I and mutations ν I , we conclude that (β, γ) REMOVE is more dualimplementation-aggressive than μ.
For easy reference, we summarize some useful aggressiveness orders in Table I . Each row of the table states an aggressiveness order along with any conditions under which it holds.
D. Coverage for Fault-Tolerant Systems
We now describe how coverage of specifications can be computed for fault-tolerant circuits.
Faults mutate the implementation. Thus, an implementation I is said to tolerate faults modeled by
and γ 1 → γ 2
TABLE I SUMMARY OF AGGRESSIVENESS ORDERS
if I continues to satisfy its specification even in the presence of these faults.
Note that by Theorem 5.1, the above definition also means that I continues to satisfy its specification when less aggressive faults are applied to it.
Formally, we model a fault-tolerant system by an implementation I along with a set of mutations μ 1 , μ 2 , . . . , μ k , such that for all specifications S, if I |= S, then I μj |= S for for all
Measuring the coverage of a fault-tolerance system is challenging, as satisfaction of a specification under mutations (loose satisfaction) need not imply low coverage. Thus, in the context of fault-tolerant systems, we have to redefine loose satisfaction to take the tolerance into account and apply to the system mutations that are more implementation-aggressive than those it tolerates. Formally, we say that a fault tolerant system I, {μ 1 , μ 2 , . . . , μ k } , loosely satisfies a specification S, if there is a mutation μ such that μ j ≥ imp μ for all 1 ≤ j ≤ k, and I μ |= S.
In particular, if I μ satisfies S and I is designed to be tolerant only to μ, and further if I ν satisfies S for ν ≥ imp μ, then we say that S has low coverage.
We will see in the next section how the theory of this section can be applied in practice.
VI. EXPERIMENTAL RESULTS
We now present experimental results demonstrating the application of our theory of mutations in the context of faulttolerant circuits. We demonstrate how analysis of fault tolerance can also provide vacuity and coverage information. Due to lack of space, we describe specifications using LTL rather than draw the finite-state transducers -the correspondence with LTL is described in [15] . 4 Experiments were performed using the Cadence SMV model checker with option "-absref3" (BDD-based counterexample guided abstraction refinement) on an Intel Core2Duo 2 GHz machine. Each model checking run involved checking whether a possibly-mutated implementation satisfied a possibly-mutated specification. For each experiment on a benchmark, we have an associated set M comprising mutations of interest. For example, to check coverage of a circuit with respect to the SEU mutation, the set M comprises an 1-SEU x mutation for every latch x in the design. Thus, for each benchmark, a coverage experiment would involve the following two steps for each element μ of the set M of mutations: (a) automatically create a new SMV model of the circuit mutated with μ, and then (b) use SMV to check whether the mutated model satisfies its specification. The scalability of our approach is naturally dependent on the scalability of model checking for the circuits of interest. In our experiments, for any benchmark and set of mutations M , the total run-time was on the order of a few minutes; in fact, for each benchmark listed in Tables II-IV, the total run-time of all experiments performed on that benchmark was less than 500 seconds. We believe that incremental approaches to model checking that re-use work performed in different runs can be quite effective at further reducing run-time, since mutations tend to be local and mutated models tend to be similar.
A. Vacuity from Coverage
The first experiment illustrates how useful vacuity information can be obtained for free once coverage has been checked. A number of benchmarks are selected from the VIS benchmark suite [20] . We use the mutation FLIP x to investigate the resilience of latches in the circuits with the given specifications. Hence, a latch x is covered by a specification S with respect to FLIP x if, after mutation by FLIP x, the circuit fails S. Table II summarizes our results. The coverage numbers in the table give the percentage of latches which, when mutated, caused the circuit to fail its specification. We note that none of the four circuits have 100% coverage 5 . This suggests that at least some of the latches are resilient to FLIP x in these circuits. A verification engineer might wonder: why are they resilient? At this stage, the engineer is usually left with two choices. Either she can try to write more specifications and hope they will cover those latches, or she can go back to the circuit designer and investigate whether they were intended to be fault-tolerant. These two approaches are both timeconsuming. We propose that we can use duality to help answer this question.
Recall from Section IV that the FLIP x mutation is self-dual. Consider the following LTL specification from the benchmark "Am2910". In our experiment, applying the FLIP x mutation to x = sp [0] in the circuit still satisfies the above specification. Thus, applying the dual mutation (FLIP x again) to the above LTL specification gives us the property below, because the transition from the state 110 goes to 110 after the flip in the 0th bit of sp instead of 111. The only way that both specifications are satisfied is that they are vacuously true, i.e. sp [2. .0] never reaches 6. We verified that indeed G(¬sp[2..0] = 110) was satisfied.
B. Coverage for Fault-Tolerant Circuits
The second experiment illustrates how the aggressiveness orders can be used to analyze coverage in fault-tolerant circuits. We use the same VIS benchmarks from the previous experiment, but apply a 1-SEU x mutation to each latch x in each benchmark. We also tried applying k-SEU x for increasing k, as well as the FREE x mutation. Table III shows We considered specifications of the form G(α → F β), and found cases where the circuits are tolerant to a large number of of SEUs but not to an infinite number of them (the FREE x). Hence, we can certify these specifications as being covered by the FREE x mutation, and the circuit is tolerant to k-SEU x for any k, but not to the FREE x mutation. Thus, the FREE x mutation defines a "lower bound" for the specification.
Observe that for benchmark "Am2910", coverage is not 100% even if we make a latch totally nondeterministic (the FREE x mutation). This result is due to the vacuity bug found in the previous experiment. A similar result holds for the "SyncArb" benchmark: here the reason for less than 100% coverage of FREE x is that one-third of the latches involve latched inputs (request lines) which can be changed arbitrarily by the environment in any case.
Similarly, we analyzed the coverage of fault-tolerance to STICK x AT 0 using FREE x since we know that FREE x ≥ imp STICK x AT 0. Table IV shows the results for the same benchmarks. For benchmarks "Ibuf" and "Am2910", there are latches resilient to STICK x AT 0 but not FREE x.
In general, the aggressiveness order helps pinpoint the faulttolerance boundary of a system by finding faults that the system tolerates as well as more aggressive faults that the system does not tolerate. Designers and verification engineers can use information about this boundary to either optimize the circuit or evaluate the quality of their specifications.
C. Improving Specifications
We next show how our methodology can lead to improved specifications. Consider once again, the CMP router mentioned in Section II. For simplicity, again assume that N = 2. We started with a specification S asserting that if both channels issue a request and Channel 1 has priority over Channel 0, then it is not the case that both channels are granted access in the next cycle. Thus, S = G ((( r = 11) ∧ ¬p 01 ) → X (¬( g = 11))).
The form of this LTL property (G(α → Xα )) indicates that modifying transitions might be a reasonable form of mutation. We start by trying (β, γ) REMOVE where β = (( r = 11) ∧ ¬p 01 ) and γ = ( g = 00). Denote this mutation by ν 1 . The resulting specification S 1 = G ((( r = 11) ∧ ¬p 01 ) → X (( g = 01) ∨ ( g = 10))) continues to be satisfied. Continuing, we can apply the same kind of mutation, with the same β but γ = ( g = 01) and find that the resulting property S 2 is also satisfied. Let the mutation we applied in this step be denoted by ν 2 ; we note that S 2 is obtained by mutating S with the composition ν 1 • ν 2 . (However, if we attempt to use γ = ( g = 10), this is not satisfied.) We now obtain S 2 = G ((( r = 11) ∧ ¬p 01 ) → X ( g = 10)) which looks like what we want. However, we can tighten it still further: by again using the same kind of mutation, but with β = (r 1 = 1) (i.e., the second channel need not make a request). Denote this mutation by ν 3 . The resulting mutated specification is still satisfied, giving us our final result: S 3 = G (((r 1 = 1) ∧ ¬p 01 ) → X ( g = 10)).
It is easy to see that the mutations we applied satisfy the aggressiveness order ν 1 • ν 2 • ν 3 ≥ spec ν 1 • ν 2 ≥ spec ν 1 .
VII. DISCUSSION
We have given a novel theory of mutations in this paper, and demonstrated its usefulness in reasoning about vacuity, coverage, and fault-tolerance in a unified way. We conclude with a brief discussion of other potential applications of our theory.
The results of this paper are also relevant for tightening specifications to catch bugs. Consider an implementation I that satisfies its specification S. The ultimate goal of checking coverage of I by S is to find errors in I. We suggest two ways to use the aggressiveness order in order to automatically generate a specification that reveals errors. The first is to apply to S a mutation ν that is more specification aggressive than ν. If, for example, μ introduces some delay, ν introduces a bigger prematureness. This may be done automatically, or with user guidance, especially in mutations that involve guards. For example, if ν is (β, γ) REMOVE, then ν can be (β , γ )-REMOVE, for β → β and/or γ → γ. The user is aware of the fact that I loosely satisfies S with the mutation (β, γ) ADD, and can use this awareness in order to come up with the stronger β and γ . The second approach is to use dual aggressiveness and apply a mutation that is more duallyaggressive than the one with which loose satisfaction has been detected. Note that in this case, as demonstrated in Example 2, the mutation with which loose satisfaction has been detected need not have a a dual mutation.
We also note that tightening of specifications can be applied also in the context of assume-guarantee reasoning. There, a specification for a component is of the form ϕ, ψ , and the component has to satisfy a guarantee ψ under the assumption that its environment satisfies ϕ. Clearly, the tighter ϕ is, the more likely it is to imply ψ. Our mutations offer an automatic tightening: if ϕ, ψ does not hold, we can use mutations on the environment in order to automatically generate a tighter assumption ϕ μ for which ϕ μ , ψ does hold. Note that this application is to prove properties, rather than to detect errors.
